Chercher dans:
Panier (0)
Information Nos bureaux seront fermés du 23.12.2024 au 03.01.2025. Nous vous souhaitons de bonnes vacances.
Standard

IEC 62530:2011 ED2

Révisé

Note: Version actuelle: IEC 62530:2021 ED3

Aperçu

Amendements et versions existants ou nouveaux doivent être achetés séparément.

Langue
Format

Résumé

IEC 62530:2011(E) Provides a unified Hardware Design, Specification, and Verification language. IEEE Std 1364TM-2005 Verilog is a design language. Both standards were approved by the IEEE-SASB in November 2005. This standard creates new revisions of the IEEE 1364 Verilog and IEEE 1800 SystemVerilog standards, which include errata fixes and resolutions, enhancements, enhanced assertion language, merger of Verilog Language Reference Manual (LRM) and SystemVerilog 1800 LRM into a single LRM, integration with Verilog-AMS, and ensures interoperability with other languages such as SystemC and VHDL. This publication has the status of a double logo IEEE/IEC standard.

Spécifications des produits

  • Standard de IEEE
  • Publié:
  • Radié:
  • Version: 2
  • Type de document: IS
  • Pages
  • Editeur: IEEE
  • Distributeur: IEEE
  • ICS: 25.040.01
  • Comité international: TC 91

Relations produit

Cycle de vie du produit