Panier (0)
Standard

IEEE 1800.2-2017

Révisé

Note: Version actuelle: IEEE 1800.2-2020

Aperçu

Amendements et versions existants ou nouveaux doivent être achetés séparément.

Langue
Format

Résumé

New IEEE Standard - Superseded. The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) tools, and make it easier to reuse verification components is provided. Overall, using this standard will lower verification costs and improve design quality throughout the industry. The primary audiences for this standard are the implementors of the UVM base class library, the implementors of tools supporting the UVM base class library, and the users of the UVM base class library.

Spécifications des produits

  • Standard de IEEE
  • Publié:
  • Type de document: IS
  • Pages
  • Editeur: IEEE
  • Distributeur: IEEE
  • ICS: 35.060
  • Comité national: IEEE Computer Society / Design Automation

Relations produit