Warenkorb (0)
Standard

IEEE 1800.2-2020

Aktuell
Vorschau Vorschau ist nicht verfügbar

Bestehende oder zukünftige Amendments und Versionen müssen separat erworben werden.

Sprache
Format

Zusammenfassung

Revision Standard - Active. The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) tools, and make it easier to reuse verification components is provided. Overall, using this standard will lower verification costs and improve design quality throughout the industry. The primary audiences for this standard are the implementors of the UVM base class library, the implementors of tools supporting the UVM base class library, and the users of the UVM base class library. (The PDF of this standard is available at no cost compliments of the IEEE GET program https://ieeexplore.ieee.org/browse/standards/get-program/page/series?id=80)

Produktspezifikationen

  • Standard von IEEE
  • Ausgabedatum:
  • Dokumenttyp: IS
  • Seiten
  • Herausgeber: IEEE
  • Lieferant: IEEE
  • ICS: 35.060
  • Nationales Komitee: IEEE Computer Society / Design Automation

Produktbeziehungen