Carrello della spesa (0)
Standard

IEEE 1800.2-2017

Rivisto

Nota: Ultima versione: IEEE 1800.2-2020

Anteprima

Le modifiche e le versioni esistenti o nuove devono essere acquistate separatamente.

Lingua
Servizi

Astratto

New IEEE Standard - Superseded. The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) tools, and make it easier to reuse verification components is provided. Overall, using this standard will lower verification costs and improve design quality throughout the industry. The primary audiences for this standard are the implementors of the UVM base class library, the implementors of tools supporting the UVM base class library, and the users of the UVM base class library.

Specifiche dei prodotti

  • Standard da IEEE
  • Pubblicato:
  • Tipo di documento: IS
  • Pagine
  • Publisher IEEE
  • Distributor IEEE
  • ICS 35.060
  • National Committee IEEE Computer Society / Design Automation

Relazioni con i prodotti