Standard

IEC 60821:1991 ED2

Attuale

Le modifiche e le versioni esistenti o nuove devono essere acquistate separatamente.

Lingua
Servizi

Astratto

Describes a high-performance backplane bus for use in microprocessor bases systems. This parallel bus supports single- and block-transfer cycles on a 32-bit non-multiplexed address and data highway. Transmission is governed by an asynchronous handshaken protocol. The bus allocation provides for multiprocessor architectures. This bus also supports inter-module interrupts for facilitating quick response to internal and external events. The mechanics of the boards and chassis are based on IEC 60297. Note: -1.This bus is similar to the VME bus. 2.For the price of this publication, please consult the ISO/IEC price-code list.

Specifiche dei prodotti

  • Standard da IEC
  • Pubblicato:
  • Edizione: 2
  • Tipo di documento: IS
  • Pagine
  • Publisher IEC
  • Distributor IEC
  • ICS 31.080.01
  • ICS 35.160
  • ICS 35.200
  • International TC ISO/IEC JTC 1/SC 25

Relazioni con i prodotti

Ciclo di vita del prodotto