Panier (0)
Standard

IEC 61523-1:2023 ED3

Actuel
Aperçu

Amendements et versions existants ou nouveaux doivent être achetés séparément.

Langue
Format

Résumé

IEC 61523-1:2023 focuses on delay and power calculation for integrated circuit design with support for modeling logical behavior and signal integrity. The standard specifications covered in this document are as follows: - Description language for timing and power modeling, called the “delay calculation language” (DCL) - Software procedural interface (PI) for communications between EDA applications and compiled libraries of DCL descriptions - Standard file exchange format for parasitic information about the chip design: Standard Parasitic Exchange Format (SPEF) - Informative usage examples - Informative notes. This is an IEC/IEEE dual logo standard.

Spécifications des produits

  • Standard de IEEE
  • Publié:
  • Version: 3
  • Type de document: IS
  • Pages
  • Editeur: IEEE
  • Distributeur: IEEE
  • ICS: 25.040.01
  • ICS: 35.060
  • Comité international: TC 91

Relations produit

Cycle de vie du produit